Document Title

256Kx16 Bit High Speed Static RAM(5V Operating).
Operated at Extended and Industrial Temperature Ranges.

Revision History

RevNo.	<u>History</u>	Draft Data	Remark
Rev. 0.0	Initial release with Preliminary.	Feb. 12. 1999	Preliminary
Rev. 1.0	1.1 Removed Low power Version.1.2 Removed Data Retention Characteristics1.3 Changed Isb1 to 20mA	Mar. 29. 1999	Preliminary
Rev. 2.0	2.1 Relax D.C parameters.	Aug. 19. 1999	Preliminary
	Item Previous Current		

	Itom		1 TCVIOUS	Odificit	
	12ns	190mA	200mA		
	Icc	15ns	185mA	195mA	
		20ns	180mA	190mA	
L		20ns	180mA	190mA	

2.2 Relax Absolute Maximum Rating.

Item	Previous	Current
Voltage on Any Pin Relative to Vss	-0.5 to 7.0	-0.5 to Vcc+0.5


Rev.3.0 3.1 Delete Preliminary

3.2 Update D.C parameters and 10ns part.

		Previous			Current			
	Icc	Isb	sb1	Icc	Isb	lsb1		
10ns	-			185mA				
12ns	200mA	70mA	20mA	175mA	60mA	10mA		
15ns	195mA	TOITIA	ZUITA	165mA	OUIIIA			
20ns	190mA			160mA				

3.3 Added Extended temperature range

Rev.4.0 Delete 20ns speed bin Sep. 24. 2001 Final





Mar. 27. 2000

Final

256K x 16 Bit High-Speed CMOS Static RAM

FEATURES

• Fast Access Time 10,12,15ns(Max.)

• Low Power Dissipation

 $\begin{array}{ccc} \text{Standby (TTL)} & : & 60\text{mA(Max.)} \\ & (\text{CMOS}) & : & 10\text{mA(Max.)} \end{array}$

Operating K6R4016C1C-10:185mA(Max.) K6R4016C1C-12:175mA(Max.) K6R4016C1C-15:165mA(Max.)

• Single 5.0V ±10% Power Supply

• TTL Compatible Inputs and Outputs

• I/O Compatible with 3.3V Device

· Fully Static Operation

- No Clock or Refresh required

• Three State Outputs

• Center Power/Ground Pin Configuration

• Data Byte Control : LB : I/O1~ I/O8, UB : I/O9~ I/O16

· Standard Pin Configuration


K6R4016C1C-J: 44-SOJ-400 K6R4016C1C-T: 44-TSOP2-400BF

K6R4016C1C-F: 48-Fine pitch BGA with 0.75 Ball pitch

GENERAL DESCRIPTION

The K6R4016C1C is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits. The K6R4016C1C uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(UB, LB). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4016C1C is packaged in a 400mil 44-pin plastic SOJ or TSOP(II) forward or 48 Fine pitch BGA.

FUNCTIONAL BLOCK DIAGRAM





ORDERING INFORMATION

K6R4016C1C-C10/C12/C15	Commercial Temp.
K6R4016C1C-E10/E12/E15	Extended Temp.
K6R4016C1C-I10/I12/I15	Industrial Temp.



PIN CONFIGURATION (Top View)





PIN FUNCTION

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
ŌE	Output Enable
LB	Lower-byte Control(I/O1~I/O8)
UB	Upper-byte Control(I/O9~I/O16)
I/O1 ~ I/O16	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Parameter		Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss		VIN, VOUT	-0.5 to Vcc+0.5	V
Voltage on Vcc Supply Relative to Vss		Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature Commercial		Та	0 to 70	°C
	Extended	TA	-25 to 85	°C
	Industrial	TA	-40 to 85	°C

^{*} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc+0.5***	V
Input Low Voltage	VIL	-0.5**	-	0.8	V

^{*} The above parameters are also guaranteed at extended and industrial temperature range.
** $V_{IL}(Min) = -2.0V$ a.c(Pulse Width $\leq 8ns$) for $I \leq 20mA$.
*** $V_{IH}(Max) = V_{CC} + 2.0V$ a.c (Pulse Width $\leq 8ns$) for $I \leq 20mA$.

DC AND OPERATING CHARACTERISTICS*(TA=0 to 70°C, Vcc= 5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Condition	ns		Min	Max	Unit
Input Leakage Current	ILI	Vin=Vss to Vcc			-2	2	μΑ
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to Vcc	Vout = Vss to Vcc			2	μΑ
Operating Current	Icc	Min. Cycle, 100% Duty			-	185	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA		12ns	-	175	
	15ns	15ns	-	165			
		Ext.	10ns	-	200		
	Ind. 12	12ns	-	190			
				15ns	-	180	
Standby Current	Isb	Min. Cycle, CS=Vін			-	60	mA
	ISB1	f=0MHz, CS≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V			-	10	
Output Low Voltage Level	Vol	IoL=8mA			-	0.4	V
Output High Voltage Level	Voн	IOH=-4mA	DH=-4mA		2.4	-	V
	V0H1**	Юн1=-0.1mA			-	3.95	V

^{*} The above parameters are also guaranteed at extended and industrial temperature range.

CAPACITANCE*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	Cin	VIN=0V	-	7	pF

^{*} Capacitance is sampled and not 100% tested.



^{**} Vcc=5.0V±5%, Temp.=25°C.

AC CHARACTERISTICS(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise noted.)

TEST CONDITIONS*


Parameter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3ns
Input and Output timing Reference Levels	1.5V
Output Loads	See below

^{*} The above test conditions are also applied at extended and industrial temperature range.

Output Loads(A)

Dout $RL = 50\Omega$ VL = 1.5V $Zo = 50\Omega$ $30pF^*$

Output Loads(B) for tHz, tLz, tWHz, tow, toLz & tOHz



READ CYCLE*

Barranatan	0	K6R401	6C1C-10	K6R4016C1C-12		K6R4016C1C-15		11:4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	10	-	12	-	15	-	ns
Address Access Time	taa	-	10	-	12	-	15	ns
Chip Select to Output	tco	-	10	-	12	-	15	ns
Output Enable to Valid Output	toe	-	5	-	6	-	7	ns
UB, LB Access Time	tва	-	5	-	6	-	7	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLZ	0	-	0	-	0	-	ns
UB, LB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	5	0	6	0	7	ns
Output Disable to High-Z Output	tonz	0	5	0	6	0	7	ns
UB, LB Disable to High-Z Output	tвнz	0	5	0	6	0	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns

^{*} The above parameters are also guaranteed at extended and industrial temperature range.



^{*} Capacitive Load consists of all components of the test environment.

^{*} Including Scope and Jig Capacitance


WRITE CYCLE*

Donomoton	011	K6R4016C1C-10		K6R4016C1C-12		K6R4016C1C-15		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	10	-	12	-	15	-	ns
Chip Select to End of Write	tcw	7	-	8	-	10	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	7	-	8	-	10	-	ns
Write Pulse Width(OE High)	twp	7	-	8	-	10	-	ns
Write Pulse Width(OE Low)	tWP1	10	-	12	-	15	-	ns
UB, LB Valid to End of Write	tBW	7	-	8	-	10	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	5	0	6	0	7	ns
Data to Write Time Overlap	tow	5	-	6	-	7	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

^{*} The above parameters are also guaranteed at extended and industrial temperature range.


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS}=\overline{OE}=V_{IL}$, $\overline{WE}=V_{IH}$, \overline{UB} , $\overline{LB}=V_{IL}$)






TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- At any given temperature and voltage condition, tHz(Max.) is less than tz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=VIL.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)






TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)




TIMING WAVEFORM OF WRITE CYCLE(3) (CS=Controlled)





TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the <u>last valid</u> address to the first transition address.
 2. A write occurs during the overlap of a low <u>CS,WE,LB</u> and <u>UB</u>. A write begins at the latest transition <u>CS</u> going low and <u>WE</u> going low; A write ends at the earliest transition CS going high or WE going high. twp is measured from the beginning of write to the
- 3. tcw is measured from the later of $\overline{\text{CS}}$ going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

cs	WE	OE	LB	UB	Mode	I/O	Supply Current	
CS	WE	OL .	LB	ОВ	Wode	I/O1~I/O8	I/O9~I/O16	Supply Current
Н	X	X*	X	Х	Not Select	High-Z	High-Z	ISB, ISB1
L	Н	Н	Х	Х	Output Disable	High-Z	High-Z	Icc
L	Х	Х	Н	Н				
L	Н	L	L	Н	Read	D ouт	High-Z	Icc
			Н	L		High-Z	Dout	
			L	L		D ouт	Dout	
L	L	Х	L	Н	Write	DIN	High-Z	Icc
			Н	L		High-Z	DIN	
			L	L		DIN	Din	


^{*} X means Don't Care.




PACKAGE DIMENSIONS

Units:millimeters/Inches

44-SOJ-400










PACKAGE DIMENSIONS

Units: millimeter.





	Min	Тур	Max
Α	-	0.75	-
В	8.90	9.00	9.10
B1	-	3.75	-
С	8.90	9.00	9.10
C1	-	5.25	-
D	0.30	0.35	0.40
Е	-	1.05	1.20
E1	-	0.80	-
E2	0.20	0.25	0.30
Υ	-	-	0.08



Notes.

- 1. Bump counts: 48(8row x 6column)
- 2. Bump pitch : $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are +/-0.050 unless otherwise specified.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)

